Abstract
INTRODUCTION
According to Moore's Law, the complexity of the design is increasing [1] . The introduction of ICs, commonly referred to as simply SoCs, was accompanied by the requirement to test such devices. As the size of transistors becoming lesser, process variations like etching, lithography are becoming critical. These process variations lead to malfunction of the designs. The ever increasing complexity of digital designs resulted in devices with hundreds of millions of transistors leads to many new testing challenges.
The major scope of the project is to increase the fault coverage by the dedicated or shared wrapper cells. These wrapper cells are stitched into input and wrapper chains for better fault coverage and to isolate it from other blocks. The scope of the project is to do the comparative analysis of different stage of wrapper inserted architecture, that is, simple scan inserted architecture, single stage wrapper architecture, and two stage wrapper architecture. Also all three designs are compression inserted designs.
Context of this design includes development of generic script to identify input and output wrapper cells for all cores, hierarchical scan insertion for all cores and top module, addition of compression logic for each core, ATPG for all cores and top module in different modes hierarchical scan insertion of two stage wrapper for all cores, and ATPG for all cores and top module after second stage wrapper in different modes [2] .
DESIGN METHODOLOGY
For Hierarchical Scan Insertion there is a need to isolate blocks from one another. All the inputs and outputs at block level should be registered. Signals like clocks, resets and static test control signals are not registered but are controlled from chip level pins. To isolate blocks from one another, there is a need to add the wrapper chains, which need to be identified first and insert the wrapper cells. This identification and insertion of wrapper cells is done be writing the TCL script. 
DESIGN VALIDATION
To evaluate the hierarchical DFT architectures, hierarchical scan chains with two stage wrapper are inserted for S15850, S35932 and S38584 ISCAS89 standard benchmark circuits. For all the benchmarks 5 scan chains are created with the available flops. For calculating the fault coverage, six test sequences are generated and applied to all the architectures. The ISCAS benchmark circuits S15850 consists of 165 registers, S35932 consists of 1728 registers and S38584 consists of 1178 registers. Obtained fault coverage for each design. Thus generalized script has been made and is used for ahb2axi benchmark, which is hierarchical design.
SUMMARY OF DESIGN RESULTS
The obtained result shown in Fig. 3 is for ahb2axi benchmark which is having ten thousand plus flops and two clock domains. In bypass mode 98.23% of test coverage is achieved. With compression mode for two stage wrappers, 98.28% of test coverage is obtained as shown in Fig. 8 for compression ratio 8. There are eight top level scan chains where four are wrapper chains and four are core chains and each chain is subdivided into many number of scan slices with the ratio 8. XOR compressor and XOR decompressor has been used for the compression architecture [8] . Two stage wrapper inserted design with compression architecture is then instantiated four times at the top level and are connected to one another. Each ahb2axi design is considered as individual block. Hence there are four blocks at the top module. JTAG is also instantiated parallel to this design at the top module to control these blocks and to test the design in different modes of operation like EXTEST and INTEST. Using JTAG, all the blocks can be tested either individually or complete design is tested at once. EXTEST mode adds the advantage to increase the test coverage by testing the glue logic in between the blocks. For this a JTAG is designed and is verified using NCsim simulator.
CONCLUSION
In this work, the increase in fault coverage has been shown using ahb2axi hierarchical benchmark design which includes ten thousand plus flops. The additional advantage is the test time reduction because of addition of compression logic at the design. One disadvantage of this work is increase in power due to dedicated wrapper cells and some additional logic, which may also, leads to small increase area. Individual blocks can be tested by adding JTAG at the top level module. An individual block has been tested, which is called as INTEST. The future scope of the project is test the top module in EXTEST mode, which is used to test the glue logic at the top module, which may add advantage of increasing fault coverage.
